University of Heidelberg Institute of Computer Engineering

Notice: Undefined index: lecture in /home/webadm/docs/coeht/index.php on line 41

Notice: Undefined index: subid in /home/webadm/docs/coeht/index.php on line 42

Notice: Undefined index: name in /home/webadm/docs/coeht/index.php on line 43


HTCE Logo Third Symposium of the HyperTransport™ Center of Excellence

Mannheim, February 8-9th, 2011

General Information

The goal of the HyperTransport™ Center of Excellence (HTCE) Symposium is to present research results and new developments in the area of HyperTransport. HyperTransport (HT) is a state-of-art packet based high bandwidth, scalable, low latency point-to-point interconnect technology that links processors to each other, processors to coprocessors and processors to I/O and peripheral controllers. At the Symposium novel research results as well as new products and technologies in the area of HyperTransport will be presented. Furthermore, novel developments in the area of coprocessors, accelerators, high performance interconnects, transactional memories and shared memory will be presented. The mission is to support and promote the use and application of the HyperTransport interconnect technology to research and industry. The Symposium will bring together experts in the field of HyperTransport, high performance processors and FPGA co-processing.

As an accompanying event to the 3rd Symposium the Second International Workshop on HyperTransport Research and Applications (WHTRA) takes place, serving as a forum for peer reviewed papers in the area of HyperTransport.
Both events will take place in Mannheim at the University of Heidelberg (UoH).
Photo Gallery of the Event

Symposium Program, Feb. 8th

Symposium Program, Feb. 8th
8:00-9:00 Registration
9:00-9:45 Welcome Address and Update on HTCE's work
Prof. Dr. Ulrich Brüning
University of Heidelberg & HyperTransport Center of Excellence
9:45-10:30 Research on Large Scale Coherent Shared Memory
Ike Nassi,
Executive Vice President and Chief Scientist at SAP
10:30-11:00 Coffee Break
11:00-11:45 MEMSCALE: a new way of architecting memory in clusters
Federico Silla,
Associate Professor at the Universidad Politecnica de Valencia
11:45-12:15 Introducing AMD's Advanced Synchronization Facility (ASF)
Stephan Diestelhorst,
12:30-14:15 Lunch
14:30-15:00 Investigating low latency trading with an HT enabled FPGA
Benjamin Geib,
University of Heidelberg
15:00-15:30 EXTOLL: High Performance Interconnect leveraging HyperTransport
Mondrian Nuessle,
University of Heidelberg
15:30-16:00 HyperTransport enables the Return of the SMP
Einar Rustad,
16:00-16:30 Coffee Break
16:30-17:00 Modularized Servers - A New Perspective with HT enabled innovations
Sherman Tang,
Vice President - Sales and Product Development at AIC
17:00-17:30 Closing Remarks and Labtour Ulrich Bruening,
University of Heidelberg
Bus Pickup for Social Event
19:00-23:00 Social Event

Workshop Program, Feb. 9th

Workshop Program, Feb. 9th
9:00-9:15 Registration
9:15-9:30 Opening Remarks
9:30-10:30 Keynote: High Node Count - Scalability Challenges for Interconnection Networks
Prof. Dr. Olav Lysne,
Director of Basic Research at Simula Group, Norway
10:30-11:00 Coffee Break
11:00-11:30 Analysis of Inter-Chip Communication Patterns on Multi-Core Distributed Shared-Memory Computers
M. Muecke, W. Gansterer,
University of Wien
11:30-12:00 HyperTransport Over Ethernet - A Scalable, Commodity Standard for Resource Sharing in the Data Center
J. Young, S. Yalamanchili, B. Holden, M. Cavalli, P. Miranda,
Georgia Institue of Technology, HTC, AMD
12:00-13:30 Lunch
13:30-14:00 HyperShare - New Paradigm in Clustering Technology
VirtualShare - Global Cluster Resource Virtualization
Emilio Billi,
CEO EB Engineering
14:00-15:00 Keynote: Managing Heterogeneity by Light-weight Abstraction and Self-Guidance
Dr. Rainer Buchty,
University of Tuebingen
15:00-15:30 Coffee Break
15:30-16:00 System-Level Prototyping with HyperTransport
M. Watson, K. Flanagan,
Brigham Young University
16:00-16:30 A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
F. Lemke, S. Kapferer, A. Giese, H. Fröning, U. Brüning,
University of Heidelberg
16:30-16:45 Closing Remarks

On the second day of the Symposium the Second International Workshop on HyperTransport Research and Applications (WHTRA) takes place, in which peer reviewed papers are presented.

Social Event

The social event will take place in one of Germany's most famous Microbreweries. There will be an organized guided tour and a gala dinner.
Heidelberger Kulturbrauerei

Intended Audience

A broad range of applications can benefit from the HyperTransport technology with its lean and efficient protocol. It's use is not limited to AMD products, you can also find HyperTransport in NVidia products or IBM's PowerPC architecture.
The most recent development is the HyperTransport 3.1 (HT3) and HTX3 specification. In the first step this emerging technology which will be used mainly by AMD processors. HT3 units can either be located on the mainboard, in the CPU socket or on an HTX3 add-in card. In all cases HT units are directly connected )to the CPU(s) without any intermediate bridges or any kind of protocol conversion. Custom HT3 units will emerge as soon as HT3 CPUs are available. 
The high performance of HT3 in terms of extremely high bandwidth of up to 51.2 GByte/s (maximum theoretical bandwidth for a 32 bit wide HT 3.1 link) and low latency due to the direct connection makes it highly suitable for high performance applications. Additionally, the direct connection allows to participate in the cache coherency protocol of the CPUs. Typical applications are accelerated computing, fine grain communication and distributed shared memory.
If you are interested in the HyperTransport technology or want to learn more about the performance and scalability of AMD processors in combination with reprogrammable co-processors then this Symposium will provide you with the latest information on HyperTransport and show you how to implement your own accelerator tailored to your application.
You will meet leading industry executives from AMD and other companies that have invested in HT technology as well as academic researchers working in the field of high performance computing architectures.

Call for Participation

Online registration for the Third Symposium of the HyperTransport™ Center of Excellence (2011) and the Second International Workshop on HyperTransport Research and Applications (WHTRA11) is now open. Please use this link: Registration site

We are looking forward to seeing you in Mannheim!


The admission fee for the Symposium and the Workshop is 150 Euro and includes a banquet ticket for the social event, lunch and coffee for both days. On registration you will be sent an invoice which can be balanced via wire transfer. Please bring a document to the Symposium that confirms your transaction. The fee can also be paid by cash on the registration site.

Travel and Hotel Information

The Symposium will take place in the buildings of the new Institute of Computer Engineering (ZITI) of the University of Heidelberg (see also here). In spite of it's affiliation the institute is located in Mannheim, a city about 20km away from Heidelberg. Hence it is more convenient to stay in Mannheim during the symposium and the workshop.
The exact location is shown here.

Traveling to Mannheim, Germany:
  • The closest air hub destination is Frankfurt Airport (IATA airport code: FRA), which is the major airport in Germany. It offers a good connectivity to all major airports worldwide.
  • From there the most convenient connection to Mannheim is by train. InterCity Express (ICE) trains will take you to Mannheim in just 30 minutes. The train station is integrated into the airport (5-10 minutes walking distance from Terminal 1). You can find the German rail company's web site here: The station name in Frankfurt is "FRA FrankfurtAirport", in Mannheim "Mannheim Hbf".

We recommend the following Hotels:
  • Mercure Hotel Mannheim am Rathaus (3 stars)
    - F7, 5-13, 68159 Mannheim
  • - walking distance to Symposium: 5-10 min.
    - Information: german link - english link

  • MARITIM Parkhotel Mannheim (4 stars)
    - Friedrichsplatz 2, 68165 Mannheim
  • - walking distance to symposium: 15-20 min. (taxi: 5 min.)
    - Information: german link - english link

  • balladins Superior Hotel Mannheim (formerly Tulip) (3 stars)
    - C7, 9-11, 68159 Mannheim
    - walking distance to Symposium: 5 min.
    - Information:

    or pick your favorite Hotel Reservation Service

View WHTRA 2011 and Hotels in a larger map

Traveling by car and Parking
When traveling by car you can use this link to get the directions to our main building.
You can park your car on the public parking lot next to the main builing. The fee for one day parking is 3 EUR.


For issues regarding the organization of the Symposium, please contact Holger Fröning (holger.froening {at} or Heiner Litz (heiner.litz {at}

For further information or general inquiries related to the HyperTransport Center of Excellence please send an email to htce {at}

Last modified:02.05.2011

Warning: fopen(/home/webdynamic/webadm/counter.txt): failed to open stream: Permission denied in /home/webadm/docs/coeht/index.php on line 29

Warning: fputs() expects parameter 1 to be resource, boolean given in /home/webadm/docs/coeht/index.php on line 31

Warning: fclose() expects parameter 1 to be resource, boolean given in /home/webadm/docs/coeht/index.php on line 32

Supported by

Member of

HTC Logo

Current Projects


Universität Heidelberg
LS Rechnerarchitektur
Prof. Dr. U. Brüning
B6, 26, Building B (3rd floor)
68131 Mannheim
Fon: +49 (0) 621 - 181 2723
Fax: +49 (0) 621 - 181 2713
Email: coeht{at}


Notice: Undefined index: authed in /home/webadm/docs/coeht/includes/footer.php on line 68

Notice: Undefined variable: query in /home/webadm/docs/coeht/includes/footer.php on line 81
Email Address: