

# HTCE Symposium 2009 Program

## SYMPOSIUM Wednesday, Feb. 11th

	<b>08:00 - 09:00</b>	<b>Registration</b>
<b>Morning Session</b>	<b>09:00 - 09:30</b>	<b>Welcome Address and Update on HTCE's work</b> <i>Prof. Ulrich Brüning, University of Heidelberg &amp; HTCE</i>
	<b>09:30 - 10:00</b>	<b>HyperTransport - Extending Technology Leadership</b> <i>Mario Cavalli, General Manager at HyperTransport Technology Consortium</i>
	<b>10:00 - 10:30</b>	<b>Coffee Break</b>
	<b>10:30 - 11:00</b>	<b>Open Source Business Models</b> <i>Monty Widenius, MySQL Founder</i>
	<b>11:00 - 11:30</b>	<b>System Impact of Integrated Interconnects</b> <i>Prof. Sudhakar Yalamanchili, Georgia Institute of Technology</i>
	<b>11:30 - 12:15</b>	<b>Guided Lab Tour</b>
	<b>12:30 - 13:30</b>	<b>Lunch at the Cafeteria</b>
<b>Afternoon Session</b>	<b>13:45 - 15:15</b>	<b>Technical Session I</b>
	13:45	Building blocks for custom HyperTransport solutions <i>Holger Fröning, University of Heidelberg &amp; HTCE</i>
	14:15	Maintaining Cache Coherency with AMD Opterons using FPGAs <i>Parag Beeraka, AMD</i>
	14:45	Scalable OpenMP Programming <i>Dieter an Mey &amp; Christian Terboven, RWTH Aachen</i>
	<b>15:15 - 15:45</b>	<b>Coffee Break</b>
	<b>15:45 - 16:45</b>	<b>Technical Session II</b>
15:45	Leveraging HyperTransport for a custom high-performance cluster network <i>Mondrian Nüssle, University of Heidelberg &amp; HTCE</i>	
16:15	Procyon - The ultra-high-performance simulation and control platform with HyperTransport, <i>Satoshi Furukawa, A &amp; D Technology</i>	
<b>17:00 - 17:30</b>	<b>HyperTransport Technology in 2009 and beyond (presented by video conference)</b> <i>Mike Uhler, Vice President, Accelerated Computing, AMD</i>	
<b>17:30 - 17:45</b>	<b>Closing remarks</b> <i>Prof. Ulrich Brüning, University of Heidelberg &amp; HTCE</i>	
	<b>18:30 - 23:00</b>	<b>Social Event</b> at the Museum Paddle Steamer Mannheim Reception, guided demonstration of the steam machine & dinner

# HTCE Symposium 2009 Program

## WORKSHOP Thursday, Feb. 12th

<b>Key Note</b>	<b>09:00 - 10:00</b> <b>Beyond the power and memory walls: The role of HyperTransport in future system architectures</b> <i>Prof. José Duato, Universidad Politécnica de Valencia</i>
<b>Morning Session</b>	<b>10:00 - 10:35</b> <b>Workshop Papers I</b> PGAS Model for the Implementation of Scalable Cluster Systems 10:00 <i>Juan A. Villar, Francisco Andújar, Francisco J. Alfaro, José L. Sánchez, José Duato</i>
	<b>10:40 - 11:10</b> <b>Coffee Break</b>
	<b>11:10 - 12:20</b> <b>Workshop Papers II</b> 11:10 Exploiting the HTX-Board as a Coprocessor for Exact Arithmetics <i>Fabian Nowak, Rainer Buchty, David Kramer, Wolfgang Karl</i>  HyperTransport 3 Core: A Next Generation Host Interface with Extremely High Bandwidth 11:45 <i>Benjamin Kalisch, Alexander Giese, Heiner Litz, Ulrich Brüning</i>
	<b>12:30 - 13:30</b> <b>Lunch at the Cafeteria</b>
<b>Afternoon Session</b>	<b>13:45 - 14:55</b> <b>Workshop Papers III</b> 13:45 Run-Time Reconfiguration for HyperTransport coupled FPGAs using ACCFS <i>Jochen Strunk, Andreas Heinig, Toni Volkmer, Wolfgang Rehm and Heiko Schick</i>  14:20 A general purpose HyperTransport-based Application Accelerator Framework <i>David Kramer, Thorsten Vogel, Rainer Buchty, Fabian Nowak and Wolfgang Kan</i>
	<b>15:00 - 15:30</b> <b>Coffee Break</b>
	<b>15:30 - 16:40</b> <b>Workshop Papers IV</b> Extending HyperTransport Protocol for Improved Scalability 15:30 <i>J. Duato, F. Silla, B. Holden, P. Miranda, J. Underhill, M. Cavalli, S. Yalamanchili and U. Brüning</i>  A HyperTransport-Enabled Global Memory Model For Improved Memory Efficiency 16:05 <i>Jeffrey Young, Sudhakar Yalamanchili, Federico Silla and Jose Duato</i>
	<b>16:45 - 17:00</b> <b>Closing remarks</b> <i>Prof. Ulrich Brüning, University of Heidelberg &amp; HTCE</i>